(1) Publication number:

0 046 868

A2

## (12)

### **EUROPEAN PATENT APPLICATION**

21 Application number: 81105741.3

(5) Int. Cl.<sup>3</sup>: **H 01 L 29/94** H 01 L 27/10, H 01 G 4/20

(22) Date of filing: 21.07.81

(30) Priority: 29.08.80 US 182740

Date of publication of application: 10.03.82 Bulletin 82/10

B4 Designated Contracting States: DE FR GB Π

71) Applicant: International Business Machines Corporation

Armonk, N.Y. 10504(US)

72 Inventor: Howard, James Kent Cedar Hill Road Fishkili New York 12524(US)

74 Representative: Barth, Carl Otto, Dipl.-Ing. Rabistrasse 24 D-8000 München 80(DE)

### (54) Capacitor structure with dual dielectrics.

(57) A capacitor structure for semiconductor devices (1, 2), utilizing a dual or duplex dielectric wherein one dielectric layer (3) is comprised of silicon nitride or aluminum oxide and a second dielectric layer (4) is formed of  $Ta_2O_5$ ,  $HfO_2$ ,  $TiO_2$ ,  $PbTiO_3$ ,  $BaTiO_3$ ,  $CaTiO_3$  or  $SrTiO_3$ . One electrode (2) is preferably selected from conductive polycrystalline silicon, Ta, and Hf. The other electrode (5) is preferably selected from Al or Au based metals.




FIG. 3

#### Capacitor Structure With Dual Dielectrics

This invention relates to capacitor structures, and more particularly to capacitor devices with dual or duplex dielectrics suitable for incorporation within semiconductor devices.

In the semiconductor fabrication art, there is increasing interest in the use of capacitors to improve the electric performance and response of integrated circuits, as for example memory arrays. Typical applications utilizing capacitors can be found in US Patents No. 3 201 667,
No. 3 621 347, No. 3 704 384, No. 3 969 197 and No. 4 012 275.
As background information for discrete and thin film capacitors formed with dual or duplex dielectrics, reference is made to US Patent No. 4 104 697 and the article "Tantalum Oxide-Silicon Oxide Duplex Dielectric Thin-Film Capacitors" by Keller et al in IEEE Transaction on Parts, Materials and Packaging, vol. PMP-3, No.3, September 1967.

Integrated memory circuit configurations have evolved which require the fabrication of capacitor structures with high dielectric constants. Among the dielectrics considered in this respect is Ta<sub>2</sub>O<sub>5</sub> which has a high dielectric constant but has been found to degrade rapidly above 200°C with attendant leakage. In one approach to overcome the problem, the tantalum oxide was heat conditioned in an ambient of nitrogen, which, although it stabilized the tantalum oxide at temperatures of 350°C, was however found to induce a lowering of its dielectric constant.

Here, the invention as claimed intends to provide a remedy. Briefly, the capacitor structure according to the invention includes one dielectric layer of silicon nitride or aluminum oxide and one layer selected from a group of selected metal oxides and titanates.

FI 979 037

Capacitor elements in the more dense integrated circuits require the fabrication of a capacitor structure with high dielectric constants. Circuit requirements indicate that the ratio of  $\varepsilon/t$  be of the order of 0.04 or greater, where  $\varepsilon$  is the dielectric constant of the capacitor and t is the thickness (in Å) of the dielectric layer, e.g. for Ta<sub>2</sub>O<sub>5</sub>,  $\varepsilon$ =25 and t=600Å.

To increase the ε/t ratio, the capacitor requires a dielectric material with ε>25 and/or t<600Å dielectric layers.

However, the breakdown voltage  $E_b^{\sim}1/t$  and the dielectric loss in (%) equals approximately  $1/\epsilon$ . Therefore, materials with high  $\epsilon$  usually have unsatisfactory values of  $E_b$  and dielectric loss.

The dual layered dielectric capacitor structure of this invention can be fabricated, in accordance with conventional semiconductor processing techniques, to have high capacitance (\$\epsilon(t > 0.04)\$ in conjunction with satisfactory \$E\_b\$ and dielectric loss. The proposed structure is shown to exhibit unexpected thermal stability during processing (< 500°C).

Details, features, and advantages of the invention will become apparent from the following description of embodiments of the invention. The appended drawings illustrate the embodiments and their characteristics.

Fig. 1 shows a memory cell application of the duplex dielectric capacitors of this invention.

Figs. 2, 2A are respectively, plan, elevation and side construction views of a memory cell unit in which the duplex dielectric capacitors of this invention can be incorporated.

FI 979 O37

35

15

Fig. 3 is a simplified cross-sectioned view of the duplex dielectric capacitor of this invention.

Figs. 4 to 12 are graphs illustrating the characteristics of the duplex dielectric capacitor of this invention.

5

10

15

20

25

30

35

Fig. 1 shows a circuit diagram illustrating the application of the duplex or dual capacitor 10 of this invention in series with the emitter of a transistor 11 in a memory cell of a memory array. This is more specifically illustrated in the cross-sectional plan, side and elevational views of respective Figs. 2, 2A and 2B of a memory cell unit of an integrated memory array. In this application, the basic memory array is formed by conventional techniques in an Nsilicon substrate 12 having an N+ subcollector 16 and a P base diffusion line 13. Also included are diffused emitters 14 formed through access opening in a dielectric coating 15 (e.g. silicon dioxide). Also as shown in Fig. 2A, the device can include recessed dielectric isolation zones 17. Formed over and on emitter 14 are polycrystalline silicon bottom electrodes 18, supporting the dielectric layers 3A and 4A. A top electrode metallization 19 is then delineated, on the dual dielectric 3A and 4A, as a bit line of the memory. A simplified analogue of the memory cell is shown in Fig. 3.

Referring to Fig. 3, the dual or duplex dielectric capacitor of this invention is shown incorporated in direct contact support on an N+ monocrystalline silicon substrate

1. In the illustrative configuration shown, the bottom electrode 2 of the capacitor is formed of N+ doped polycrystalline silicon, since it is comprehended to be formed as part of integrated circuits. However, it is to be understood that the capacitor can be formed on insulative supporting substrates such as ceramic, glass-ceramic, as well as silicon dioxide coating of semiconductor devices; and in such FI 979 O37

applications, the electrode 2 can be formed of any metal. As another example, tantalum and hafnium may be employed as Schottky barrier contacts. If desired, the capacitors can be formed as discrete elements. The thickness of the electrode 2 is not critical, and can normally conform to the requirements of its application. Typically, where polycrystalline silicon is used, as part of an integrated circuit, its thickness may be in the range of about 500 to about 1.0 µm.

- The dual or duplex dielectric formed on electrode 2 is comprised of a first dielectric layer 3 and a second dielectric layer 4 in optional order of deposition. Dielectric layer 3 can be directly formed on the electrode 2, or conversely, if desired (as for planarity). The dielectric layer 3 of thickness t<sub>1</sub> will be formed of materials such as
- layer 3 of thickness t<sub>1</sub> will be formed of materials such as silicon nitride and aluminum oxide deposited in accordance with well-known techniques. (Where parameters permit, the dielectric can be silicon dioxide, which can be formed by thermal oxidation of silicon, when it is employed as the underlying substrate.) Typically, the thickness of the
- underlying substrate.) Typically, the thickness of the dielectric layer 3 will be in the range of about 60 to about 150 Å.
- The second dielectric layer layer 4 is formed of selected metal oxides and titanates of the group Ta<sub>2</sub>O<sub>5</sub>, HfO<sub>2</sub>, PbTiO<sub>3</sub>, BaTiO<sub>3</sub>, CaTiO<sub>3</sub> TiO<sub>2</sub> and SrTiO<sub>3</sub>. The thickness t<sub>2</sub> of the dielectric layer 4 is comprehended to be in the range of about 200 Å to about 4000 Å.
- As in the configuration of Fig. 3, silicon nitride is a preferred dielectric for layer 3 because of its excellent low leakage and high breakdown voltage. The metal oxides and titanates indicated are selected for their high capacitance value.

As a general rule, the thicknesses  $t_1$  and  $t_2$  and the dielectric constants  $\epsilon_1$  and  $\epsilon_2$  (of respective dielectric layers 3 and 4) can be adjusted to optimize the  $\epsilon/t$  value. Normally, the nitride will be formed by chemical vapor deposition (CVD) techniques, while the oxide or titanate can be easily formed by reactive sputtering or by sputtering of preformed targets.

After formation of the dual dielectric 3/4, the top electrode 5 of a suitable metal, such as aluminum and gold based metals, is then suitably deposited on the structure, as by evaporation and sputtering.

The use of indicated titanates ( $\epsilon$  > 60) in combination with silicon nitrides permits  $\epsilon/t$  ratios to be increased from 0.04 (maximum values using the nitride alone) to 0.07. High  $\epsilon$  oxides, such as HfO<sub>2</sub> or Ta<sub>2</sub>O<sub>5</sub> ( $\epsilon$ > 30) yield  $\epsilon/t$  values in the range of 0.04 to 0.05. However, the dual dielectric concept does enable its incorporation into highly dense memories while retaining  $\epsilon/t$  > 0.04. All values given are approximate.

It is noted that the silicon nitride enables the obtention of acceptable values of leakage and breakdown voltages in the dual dielectric. Where discontinuites may occur in the silicon nitride dielectric layer, when deposited on very rough polycrystalline silicon, which may affect  $\mathbf{E}_{b}$  and leakage, it may be desirable to deposit the oxide or titanate layers over the polycrystalline silicon for better coverage followed by silicon nitride.

25

30

35

A series of devices corresponding to the unit of Fig. 3 were fabricated and tested to determine the effects of variations in the thickness  $t_1$  of dielectric layer 3, thickness  $t_2$  of dielectric layer 3, and their respective dielectric constants  $\epsilon_1$  and  $\epsilon_2$  of the various dielectric com-FI 979 O37

positions employed. The results are tabulated below, wherein silicon nitride was employed in all cases as the lower dielectric layer 3 on an N+ doped polycrystalline silicon electrode 2, in turn supportive of an N+ monocrystalline silicon substrate 1. The back side of the silicon substrate 1 was coated with a 0.5  $\mu$ m thick aluminum contact (not shown). In each case Al or Au was used as the top electrode 5 on the dual dielectric 3/4.

°1,2/t1,2	0.061	0.044	0.057	0.042	0.067		0.047	0.07	0.035	0.04	0.044
Capacitance $\epsilon_1, 2/\epsilon_1, 2$	1096	797	1.036	764	1209		853	1251	621	722	ı
Dielectric Layer 4 <sup>©</sup> 2	(Amorphous)	100 )	100		200	(Crystalline)	200 } *	200 ∫	25	25	25
Nitride Layer 3 <sup>E</sup> l	8	∞	8	8	8		8	æ	8	8	8
Dielectric Layer 4 ° Thickness(A)	400	400	500	200	200		200	400	400	300	250
Nitride Layer 3 。 Thickness(A)	100	150	100	150	100		150	100	100	100	100
Dielectric Layer 4 Composition	Bario <sub>3</sub> (Sputtered)	$BariO_3$	Bario	$BaTiO_3$	$Bario_3$	n	Bario	$Bario_3$	$Ta_{2}O_{\xi}$	$Ta_2O_5$	$Ta_2^{O_5}$

\* G.H. Maher, 22nd Electronics Components Conf. May 1972, p.401

Fig. 4 illustrates the comparative capacitances between two analogues of Fig. 3, utilizing sputtered 500  ${\rm \mathring{A}}$  of  ${\rm Ta_2O_5}$  (from a  ${\rm Ta_2O_5}$  target in an  ${\rm Ar}^+/{\rm O}^+$  ambient) as dielectric layer 4 with a polycrystalline silicon electrode 2 and gold as electrode 5. The metal Ta and insulator  ${\rm SiO_2}$  (as indicated) were used as the second layers 3.

In this study the dual dielectric capacitance was measured after heat treatments at the temperatures and ambients indicated.

10

30

A  ${\rm Ta_2}{\rm O_5}$  target was RF sputtered at 300 W, 10 millitorr pressure in a 90% Ar-10%  $O_2$  mixture to yield a 500 Å film. In one case the bottom electrode was Ta/N<sup>+</sup> poly and the other electrode was N<sup>+</sup> poly. Each film was annealed in pure 15  $O_2$  or forming gas (90%H<sub>2</sub>-10%N<sub>2</sub>) (preanneal); Al and Au top electrodes were deposited and capacitance values measured. For the case of  $Ta_2O_5/N^+$  poly Si,  $O_2$  apparently diffuses readily through  $Ta_2^{0}O_5$  and oxidizes the  $N^+$  poly to form a SiO, (dual dielectric) layer. Note that the capacitance 20 values, for a 0.51 mm (20 mils) diameter dot, are approximately 350-370pF. In the absence of the  $SiO_{\mathbf{x}}$  layer, the capacitance is approximately 700-750 pF (Fig. 4). We can estimate from the observed capacitance values for the  ${\rm Au/Ta_2O_5/\ SiO_x/N}^+$  poly Si structure that the  ${\rm SiO_x}$  layer is approximately 70-100 A thick.

Fig. 5 shows the leakage characteristics of dual dielectric capacitors as fabricated for the study of Fig. 4, and preannealed for 3 hours at 250°C in an oxygen ambient.

The effect of the  $\mathrm{SiO}_{\mathrm{X}}$  layer on DC leakage is shown in Fig. 5. Note that the leakage increases drastically at approximately 3 to 4 V for the  $\mathrm{Au/Ta_2O_5/Ta/N^+}$  poly Si structure but remains low (approximately  $\mathrm{10^{-11}}$  A) for the dual dielectric structure at 7 V. Thus the  $\mathrm{SiO}_{\mathrm{X}}$  layer improves the DC FI 979 037

leakage significantly, but also reduces the capacitance (series) appreciably (Fig. 4) because of the low dielectric constant of  ${\rm SiO}_{\rm x}$  (assumed to be 3-5).

The formation of an SiO<sub>x</sub> dual dielectric layer also occurs when HfO<sub>2</sub>/N<sup>+</sup> poly Si is annealed in O<sub>2</sub> (Fig. 6) Note that the capacitance is reduced from 600-700pF (HfO<sub>2</sub>/Hf/N<sup>+</sup> poly Si) to approximately 300 pF. Fig. 6 shows that Al or Au top electrodes yield approximately the same capacitance. The HfO<sub>2</sub> layer is 500 Å thick and was deposited under similar conditions as the Ta<sub>2</sub>O<sub>5</sub> layer in Fig. 4. The leakage results for Au top electrodes (Fig. 7) and Al (Fig. 8) indicate that the SiO<sub>x</sub> layer significantly improves the leakage in the 5-7 V range.

The capacitance and leakage properties of the HfO<sub>2</sub>/Hf/N<sup>+</sup> poly Si and HfO<sub>2</sub>/SiO<sub>X</sub>/N<sup>+</sup> poly Si films remain approximately unchanged following an anneal at 350°C in forming gas (90% H<sub>2</sub>-10%N<sub>2</sub>). However, significant increases in leakage were observed for anneal temperatures above 350°C and the devices were considered unstable.

25

30

35

The preferred dual dielectric structure was fabricated by sputtering a Ta target in a 90% Ar-10%  $O_2$  plasma (reactive sputtering); the resulting  ${\rm Ta_2O_5}$  film was approximately 200 Å thick. The deposition power was 500 W; the pressure was  $8\times10^{-7}$  torr before sputtering. The deposition rate was approximately 40 Å/min. The substrate consisted of a (100) Si wafer coated with 1500-2000 Å of N<sup>+</sup> poly Si; approximately 100 Å of  ${\rm Si_3N_4}$  was grown on the poly Si by chemical vapor deposition (CVD). The  ${\rm Ta_2O_5}$  film was deposited onto the  ${\rm Si_3N_4}$  and the structure was completed by evaporating Al and/or Au through a metal mask to define 5000 Å thick, 0.51 mm (20 mils) circular dots. It was found desirable to anneal the sample in  ${\rm O_2}$  to approximately 200°C prior to evaporating the top electrode metallurgy. Fig. 9 shows that


the pre-anneal conditions and the top electrode metallurgy have minimal effect on the capacitance following a  $350\,^{\circ}\text{C}$  anneal in forming gas. Similarly, the percentage of capacitors with leakage values less than or equal to one nanoamp  $(10^{-9}\text{A})$  does not strongly depend on the top electrode metallurgy.


Figure 10 shows percentages of acceptable devices plotted versus bias voltage for both Al and Au electrodes following 350°C anneal. Note that only slight decrease in leakage 10 performance occurs after 7 V. The high temperature stability of the dual dielectric capacitors is of great importance because metallization, glassing, and solder reflow processes involve 400°C or more. The capacitor properties must be stable to at least 400°C and preferably more to 15 insure a reliable structure. The dual dielectric (Ta205/  $Si_3N_4$ ) capacitors yield excellent stability during processing. Fig. 11 shows only slight increases in capacitance after 500°C processing. The graph shows cumulative temperature anneal i.e. 500°C sample previously annealed 450°C, 400°C, 20 350°C etc. for one-half hour in forming gas. The leakage data (Fig. 12) for Al electrodes also looks excellent up to 5 V for 500°C cumulative processing. The operating device voltage is approximately 1 V, thus considerable safety margin is provided. 25


# PATENT CLAIMS


- A capacitor structure with a dual dielectric (3, 4) between two electrodes (2, 5) said dual dielectric being characterized by
   a first dielectric layer (3) adjacent a first one
   (2) of said electrodes and selected from the group of silicon nitride and aluminum oxide, and
   a second dielectric layer (4) between said first dielectric layer (3) and a second one (5) of said electrodes and selected from the group consisting of
   Ta<sub>2</sub>O<sub>5</sub>, HfO<sub>2</sub>, TiO<sub>2</sub>, PbTiO<sub>3</sub>, BáTiO<sub>3</sub>, CaTiO<sub>3</sub> and SrTiO<sub>3</sub>.
- 2. The capacitor structure of Claim 1, wherein one of the electrodes (2, 5) comprises a conductive polycrystalline silicon.
- 3. A capacitor structure on a silicon semiconductor device (12 17), characterized by a first electrode (18) in contact with a bared portion of said device and selected from the group of conductive polycrystalline silicon, tantalum and hafnium, a dual dielectric on said first electrode comprising a first dielectric layer (3A) selected from the group of silicon nitride and aluminum oxide, and a second dielectric layer (4A) selected from the group of Ta<sub>2</sub>O<sub>5</sub>, HfO<sub>2</sub>, TiO<sub>2</sub>, PbTiO<sub>3</sub>, CaTiO<sub>3</sub> and SrTiO<sub>3</sub>, and a second electrode (19) on said dual dielectric.
- 4. The capacitor structure of Claim 3, wherein the second electrode (19) is selected from the group of aluminum and gold based metals.


5. The capacitor structure of Claim 3, wherein the bared portion comprises an emitter region (14) of a bipolar element of an integrated circuit, in particular a memory array, in the semiconductor device (12 - 17).














FIG. 4




FIG.5





FIG.6



F1G.7





FIG. 8



CUMULATIVE PRE-ANNEAL (°C)

FIG. 9




FIG. 10




FIG.11




FIG. 12